STACKED NMOS DEVICE BIASING ON MOS INTEGRATED CIRCUITS AND METHODS THEREFOR

Details for Australian Patent Application No. 2002327715 (hide)

Owner MOTOROLA, INC.

Inventors KAATZ, Gary

Pub. Number AU-A-2002327715

PCT Number PCT/US02/30340

PCT Pub. Number WO2003/032396

Priority 09/972,274 05.10.01 US

Filing date 25 September 2002

Wipo publication date 22 April 2003

International Classifications

H01L 029/00 Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having at least one potential-jump barrier or surface barrier

Event Publications

23 January 2003 Complete Application Filed

  Priority application(s): 09/972,274 05.10.01 US

3 July 2003 Application Open to Public Inspection

  Published as AU-A-2002327715

24 June 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002327716-HANDOFF METHOD AND APPARATUS WITH DUAL PILOTS IN A COMMUNICATION SYSTEM

2002327714-INTEGRATED CIRCUIT HAVING INTERCONNECT TO A SUBSTRATE AND METHOD THEREFOR