LOGIC VERIFYING SYSTEM, LOGIC VERIFYING METHOD, COMPUTER PROGRAM, AND RECORDING MEDIUM

Details for Australian Patent Application No. 2002313263 (hide)

Owner PRIMEGATE LIMITED

Inventors UMEDA, Yoshinao

Pub. Number AU-A-2002313263

PCT Number PCT/JP02/06347

PCT Pub. Number WO2004/001634

Filing date 25 June 2002

Wipo publication date 6 January 2004

International Classifications

G06F 017/50 Digital computing or data processing equipment or methods, specially adapted for specific functions - Computer-aided design

Event Publications

2 January 2003 Complete Application Filed

4 March 2004 Application Open to Public Inspection

  Published as AU-A-2002313263

17 March 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002313264-METHOD OF PREDICTING PROCESSED RESULTS AND PROCESSING DEVICE

2002313262-CHAMBER SENSOR PORT, CHAMBER, AND ELECTRON BEAM PROCESSOR