Enhanced memory algorithmic processor architecture for multiprocessor computer systems

Details for Australian Patent Application No. 2001245761 (hide)

Owner SRC Computers, Inc.

Inventors Huppenthal, Jon M.; Leskar, Paul A.

Agent Wrays

Pub. Number AU-B-2001245761

PCT Pub. Number WO01/84344

Priority 09563561 03.05.00 US

Filing date 16 March 2001

Wipo publication date 12 November 2001

Acceptance publication date 23 November 2006

International Classifications

G06F 15/78 (2006.01) Digital computers in general

Event Publications

23 November 2006 Application Accepted

  Published as AU-B-2001245761

22 March 2007 Standard Patent Sealed

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2001245762

2001245760-Cache coherency system and method for a multiprocessor architecture