Cache coherency system and method for a multiprocessor architecture

Details for Australian Patent Application No. 2001245760 (hide)

Owner SRC Computers, Inc.

Inventors Parks, David

Agent Wrays

Pub. Number AU-B-2001245760

PCT Pub. Number WO02/08909

Priority 09624788 25.07.00 US

Filing date 16 March 2001

Wipo publication date 5 February 2002

Acceptance publication date 21 September 2006

International Classifications

G06F 12/08 (2006.01) Accessing, addressing or allocating within memory systems or architectures - in hierarchically structured memory systems, e.g. virtual memory systems

Event Publications

21 September 2006 Application Accepted

  Published as AU-B-2001245760

18 January 2007 Standard Patent Sealed

9 October 2008 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This patent ceased under section 143(a), or Expired. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2001245761-Enhanced memory algorithmic processor architecture for multiprocessor computer systems

2001245759