PROCESS FOR PRODUCING PRINTED ELECTRONIC CIRCUITS, INCLUDING MULTILAYER, BY ENDOTHERMIC INDUCTION HEATING

Details for Australian Patent Application No. 2003304130 (hide)

Owner CEDAL EQUIPMENT SRL

Inventors CERASO, Bruno

Pub. Number AU-A-2003304130

PCT Number PCT/IT2003/0004

PCT Pub. Number WO2004/103042

Priority MI2003A000967 15.05.03 IT

Filing date 27 June 2003

Wipo publication date 3 December 2004

International Classifications

H05K 003/02 Apparatus or processes for manufacturing printed circuits - in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding

B29C 065/02 Joining of preformed parts - by heating, with or without pressure

H05B 006/14 Heating by electric, magnetic, or electromagnetic fields - Tools, e.g. nozzles, rollers, calenders

B23B 031/00 Chucks

Event Publications

6 January 2005 Complete Application Filed

  Priority application(s): MI2003A000967 15.05.03 IT

13 January 2005 Application Open to Public Inspection

  Published as AU-A-2003304130

2 February 2006 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003304131-CONTROL SYSTEM AND METHOD FOR IMPLEMENTING FIXED CABIN PRESSURE RATE OF CHANGE DURING AIRCRAFT CLIMB

2003304129-METHODS FOR PRESERVING STRAINED SEMICONDUCTOR SUBSTRATE LAYERS DURING CMOS PROCESSING