CHIP LEVEL PHASE ADJUSTMENT

Details for Australian Patent Application No. 2003282858 (hide)

Owner TENSORCOMM, INCORPORATED

Inventors JAIN, Prashant; OLSON, Eric, S.; NARAYAN, Anand, P.

Pub. Number AU-A-2003282858

PCT Number PCT/US2003/0327

PCT Pub. Number WO2004/036783

Priority 60/418,188 15.10.02 US

Filing date 15 October 2003

Wipo publication date 4 May 2004

International Classifications

H04B 001/707 Details of transmission systems, not covered by a single one of groups - using direct sequence modulation

Event Publications

25 March 2004 Complete Application Filed

  Priority application(s): 60/418,188 15.10.02 US

10 June 2004 Application Open to Public Inspection

  Published as AU-A-2003282858

21 July 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003282859-ELECTROLUMINESCENT DISPLAY DEVICE TO DISPLAY LOW BRIGHTNESS UNIFORMLY

2003282857-WRAPPED PILE WEATHERSTRIPPING AND METHODS OF MAKING SAME