SDRAM ADDRESS MAPPING OPTIMIZED FOR TWO-DIMENSIONAL ACCESS

Details for Australian Patent Application No. 2003280051 (hide)

Owner KONINKLIJKE PHILIPS ELECTRONICS N.V.

Inventors VAN DE WAERDT, Jan-Willem

Pub. Number AU-A-2003280051

PCT Number PCT/IB03/05138

PCT Pub. Number WO2004/047112

Priority 60/427,542 20.11.02 US

Filing date 14 November 2003

Wipo publication date 15 June 2004

International Classifications

G11C 007/10 Arrangements for writing information into, or reading information out from, a digital store - Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers

Event Publications

26 February 2004 Complete Application Filed

  Priority application(s): 60/427,542 20.11.02 US

15 July 2004 Application Open to Public Inspection

  Published as AU-A-2003280051

4 August 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003280052-CONTRAST DISPENSING SYSTEM

2003280050-AUTOMATIC GAIN CONTROL USING SIGNAL AND INTERFERENCE POWER TO OBTAIN EXTENDED BLOCKING PERFORMANCE