NON-PLANAR NITRIDE-BASED SEMICONDUCTOR STRUCTURE AND METEHOD FOR FABRICATING THE SAME

Details for Australian Patent Application No. 2003270755 (hide)

Owner HRL LABORATORIES, LLC

Inventors HASHIMOTO, Paul; WONG, Wah, S.; GRIDER, David, E.; MOON, Jeong, Sun

Pub. Number AU-A-2003270755

PCT Number PCT/US03/29373

PCT Pub. Number WO2004/025733

Priority 60/411,076 16.09.02 US; 10/386,960 12.03.03 US

Filing date 15 September 2003

Wipo publication date 30 April 2004

International Classifications

H01L 029/20 Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having at least one potential-jump barrier or surface barrier

H01L 029/778 Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having at least one potential-jump barrier or surface barrier

H01L 021/306 Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof

Event Publications

15 January 2004 Complete Application Filed

  Priority application(s): 60/411,076 16.09.02 US; 10/386,960 12.03.03 US

20 May 2004 Application Open to Public Inspection

  Published as AU-A-2003270755

30 June 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003270756-MULTI-GAME SYSTEM

2003270754-TEST MODE CONTROL CIRCUIT FOR RECONFIGURING A DEVICE PIN OF AN INTEGRATED CIRCUIT CHIP