MAINTAINING PROCESSOR EXECUTION DURING FREQUENCY TRANSITIONING

Details for Australian Patent Application No. 2003241462 (hide)

Owner INTEL CORPORATION

Inventors JAHAGIRDAR, Sanjeev; DERHALLI, Islam; GEORGE, Varghese; MANGRULKAR, Kedar; NAZARETH, Mathew

Pub. Number AU-A-2003241462

PCT Number PCT/US03/15306

PCT Pub. Number WO2004/001564

Priority 10/180,836 25.06.02 US

Filing date 15 May 2003

Wipo publication date 6 January 2004

International Classifications

G06F 001/08 Details not covered by groups and - Clock generators with changeable or programmable clock frequency

Event Publications

11 September 2003 Complete Application Filed

  Priority application(s): 10/180,836 25.06.02 US

4 March 2004 Application Open to Public Inspection

  Published as AU-A-2003241462

17 March 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003241463-One-piece flag nut

2003241461-METHOD AND SYSTEM FOR CONTROL OF CONGESTION IN CDMA SYSTEMS