SINGLE PIN MULTILEVEL INTEGRATED CIRCUIT TEST INTERFACE

Details for Australian Patent Application No. 2003240198 (hide)

Owner MELEXIS NV

Inventors DE WINTER, Rudi

Pub. Number AU-A-2003240198

PCT Number PCT/IB03/02380

PCT Pub. Number WO2004/001568

Priority 0214516.7 21.06.02 GB

Filing date 19 June 2003

Wipo publication date 6 January 2004

International Classifications

G06F 001/22 Details not covered by groups and - Means for limiting or controlling the pin/gate ratio

Event Publications

11 September 2003 Complete Application Filed

  Priority application(s): 0214516.7 21.06.02 GB

4 March 2004 Application Open to Public Inspection

  Published as AU-A-2003240198

10 March 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003240199-METHOD AND DEVICE FOR DETERMINING A SET OF RECORDING PULSE SERIES PARAMETERS FOR OPTICAL CARRIER RECORDING AND OPTICAL RECORD CARRIER

2003240197-VEHICLE STEERING