METHOD FOR FABRICATING A SUBSTRATE WITH USEFUL LAYER ON HIGH RESISTIVITY SUPPORT

Details for Australian Patent Application No. 2003232998 (hide)

Owner S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES

Inventors GHYSELEN, Bruno; MORICEAU, Hubert

Pub. Number AU-A-2003232998

PCT Number PCT/IB03/02237

PCT Pub. Number WO2003/092041

Priority 0205054 23.04.02 FR

Filing date 23 April 2003

Wipo publication date 10 November 2003

Event Publications

28 August 2003 Complete Application Filed

  Priority application(s): 0205054 23.04.02 FR

18 December 2003 Application Open to Public Inspection

  Published as AU-A-2003232998

13 January 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003232999-A COMBINATION OF CLEANSING INGREDIENTS

2003232997-RF POWER AMPLIFIER