SEMICONDUCTOR DEVICE, RESET CONTROL SYSTEM, AND MEMORY RESET METHOD

Details for Australian Patent Application No. 2003231363 (hide)

Owner FUJITSU LIMITED

Inventors MATSUURA, Osamu

Pub. Number AU-A-2003231363

PCT Number PCT/JP03/04946

PCT Pub. Number WO2004/092962

Filing date 17 April 2003

Wipo publication date 4 November 2004

International Classifications

G06F 012/16 Accessing, addressing or allocating within memory systems or architectures - Protection against loss of memory contents

G06F 012/00 Accessing, addressing or allocating within memory systems or architectures

G11C 016/02 Erasable programmable read-only memories - electrically programmable

Event Publications

14 August 2003 Complete Application Filed

9 December 2004 Application Open to Public Inspection

  Published as AU-A-2003231363

12 January 2006 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003231364-INFORMATION PROCESSING DEVICE AND METHOD, INFORMATION PROCESSING SYSTEM, RECORDING MEDIUM, AND PROGRAM

2003231362-LINER PLATE FOR CONSTRUCTION AND BUILDING USING THE LINER PLATE