HIGH-RESOLUTION MULTI-PHASE CLOCK GENERATOR WITH AN ARRAY-STRUCTURED DELAY-LOCKING LOOP

Details for Australian Patent Application No. 2003230251 (hide)

Owner BERKANA WIRELESS KOREA INC.

Inventors KIM, Jin Wook; YANG, Jeong Sik; MIN, Byung Jun; BYUN, Sang Jin; JUN, Hyun Duk; KIM, Hyun Jin

Pub. Number AU-A-2003230251

PCT Number PCT/KR03/00893

PCT Pub. Number WO2004/047293

Priority 10-2002-0071930 19.11.02 KR

Filing date 6 May 2003

Wipo publication date 15 June 2004

International Classifications

H03K 005/151 Manipulating pulses not covered by one of the other main groups in this subclass

Event Publications

14 August 2003 Complete Application Filed

  Priority application(s): 10-2002-0071930 19.11.02 KR

15 July 2004 Application Open to Public Inspection

  Published as AU-A-2003230251

4 August 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003230252-HIGH-SPEED ADAPTIVE EQUALIZER

2003230250-METHOD FOR GENERATING ADAPTIVE USAGE ENVIRONMENT DESCRIPTOR OF DIGITAL ITEM