INTERCONNECTING OF DIGITAL DEVICES TECHNICAL FIELD

Details for Australian Patent Application No. 2003220660 (hide)

Owner INTEL CORPORATION

Inventors BENHAM, John; CRITCHLOW, John; AMIRTHARAJAH, Rajeevan; NAYLOR, Mark; SIMON, Thomas

Pub. Number AU-A-2003220660

PCT Number PCT/US03/10319

PCT Pub. Number WO2003/090352

Priority 10/126,754 19.04.02 US

Filing date 4 April 2003

Wipo publication date 3 November 2003

International Classifications

H03H 007/48 Multiple-port networks comprising only passive electrical elements as network components

H03H 007/38 Multiple-port networks comprising only passive electrical elements as network components - Impedance-matching networks

G06F 013/40 Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units - Bus structure

Event Publications

31 July 2003 Complete Application Filed

  Priority application(s): 10/126,754 19.04.02 US

11 December 2003 Application Open to Public Inspection

  Published as AU-A-2003220660

13 January 2005 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003220661-LOW-POWER CMOS FLIP-FLOP

2003220659-APPARATUS FOR NEUROMUSCULAR MEASUREMENT AND CONTROL