IMPROVED ERASE METHOD FOR A DUAL BIT MEMORY CELL

Details for Australian Patent Application No. 2003211091 (hide)

Owner ADVANCED MICRO DEVICES, INC.

Inventors AJIMINE, Eric, M.; LE, Binh, Q.; HSIA, Edward; TANPAIROJ, Kulachet; HAMILTON, Darlene, G.

Pub. Number AU-A-2003211091

PCT Number PCT/US03/04607

PCT Pub. Number WO2003/088258

Priority 10/119,366 08.04.02 US

Filing date 14 February 2003

Wipo publication date 27 October 2003

International Classifications

G11C 016/04 Erasable programmable read-only memories - using variable threshold transistors, e.g. FAMOS

G11C 016/16 Erasable programmable read-only memories

Event Publications

17 July 2003 Complete Application Filed

  Priority application(s): 10/119,366 08.04.02 US

4 December 2003 Application Open to Public Inspection

  Published as AU-A-2003211091

23 December 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2003211092-MANAGEMENT OF MESSAGE QUEUES

2003211090-OVERERASE CORRECTION METHOD