MULTI-MODE I/O CIRCUITRY SUPPORTING LOW INTERFERENCE SIGNALING SCHEMES FOR HIGH SPEED DIGITAL INTERFACES

Details for Australian Patent Application No. 2002363272 (hide)

Owner NOKIA CORPORATION

Inventors RUHA, Antti; RUOTSALAINEN, Tarmo; TERVALUOTO, Jussi-Pekka

Pub. Number AU-A-2002363272

PCT Number PCT/IB02/04287

PCT Pub. Number WO2003/039000

Priority 10/005,766 02.11.01 US

Filing date 17 October 2002

Wipo publication date 12 May 2003

International Classifications

H03K 019/094 Logic circuits, i.e. having at least two inputs acting on one output - using field-effect transistors

H03K 019/173 Logic circuits, i.e. having at least two inputs acting on one output - using elementary logic circuits as components

H03K 019/177 Logic circuits, i.e. having at least two inputs acting on one output - arranged in matrix form

Event Publications

5 June 2003 Complete Application Filed

  Priority application(s): 10/005,766 02.11.01 US

10 July 2003 Application Open to Public Inspection

  Published as AU-A-2002363272

22 July 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002363273-LATERAL ISOLATED GATE BIPOLAR TRANSISTOR DEVICE

2002363271-A RECEIVER AND A RECEIVING METHOD