AN INTEGRATED CIRCUIT RESISTANT TO THE FORMATION OF CRACKS IN A PASSIVATION LAYER

Details for Australian Patent Application No. 2002348309 (hide)

Owner GENERAL SEMICONDUCTOR, INC.

Inventors AMATO, John, E.; HSHIEH, Fwu-Iuan; SO, Koon, Chong

Pub. Number AU-A-2002348309

PCT Number PCT/US02/37266

PCT Pub. Number WO2003/046956

Priority 09/990,460 21.11.01 US

Filing date 20 November 2002

Wipo publication date 10 June 2003

International Classifications

H01L 021/00 Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof

Event Publications

13 March 2003 Complete Application Filed

  Priority application(s): 09/990,460 21.11.01 US

21 August 2003 Application Open to Public Inspection

  Published as AU-A-2002348309

5 August 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002348310-A SYSTEM FOR SELECTING FEMININE HYGIENE PRODUCTS

2002348308-TRENCH MOSFET DEVICE WITH IMPROVED ON-RESISTANCE