METHOD AND APPARATUS FOR READ LAUNCH OPTIMIZATIONS IN MEMORY INTERCONNECT

Details for Australian Patent Application No. 2002340454 (hide)

Owner INTEL CORPORATION

Inventors OSBORNE, Randy

Pub. Number AU-A-2002340454

PCT Number PCT/US02/36040

PCT Pub. Number WO2003/042849

Priority 10/010,994 12.11.01 US

Filing date 7 November 2002

Wipo publication date 26 May 2003

International Classifications

G06F 013/16 Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units - for access to memory bus

Event Publications

27 February 2003 Complete Application Filed

  Priority application(s): 10/010,994 12.11.01 US

24 July 2003 Application Open to Public Inspection

  Published as AU-A-2002340454

29 July 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002340455-SYSTEM AND METHODS FOR MULTILEVEL ELECTRONIC MAIL COMMUNICATION PROGRAMS

2002340453-DEVICE AND METHOD FOR PACKAGE WARP COMPENSATION IN AN INTEGRATED HEAT SPREADER