INTEGRATED CIRCUIT HAVING A REDUCED SPACING BETWEEN A BUS AND ADJACENT CIRCUITRY

Details for Australian Patent Application No. 2002339941 (hide)

Owner VIRTUAL SILICON TECHNOLOGY, INC.

Inventors RIVERA, Billie, Jean; WALKER, William, Gordon

Pub. Number AU-A-2002339941

PCT Number PCT/US02/29572

PCT Pub. Number WO2003/025975

Priority 60/323,574 19.09.01 US; not furnished 16.09.02 US

Filing date 17 September 2002

Wipo publication date 1 April 2003

Event Publications

27 February 2003 Complete Application Filed

  Priority application(s): 60/323,574 19.09.01 US; not furnished 16.09.02 US

5 June 2003 Application Open to Public Inspection

  Published as AU-A-2002339941

17 June 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002339942-RESTRICT ACCESS TO ENCRYPTED GENETIC AND MEDICAL DATA

2002339940-METHOD AND SYSTEM FOR COMPUTER-AIDED TELECOMMUNICATION AND FINANCIAL TRANSACTIONS