LOAD BALANCED SCALABLE NETWORK GATEWAY PROCESSOR ARCHITECTURE

Details for Australian Patent Application No. 2002327691 (hide)

Owner VORMETRIC, INC.

Inventors PHAM, Duc; PHAM, Nam; NGUYEN, Tien

Pub. Number AU-A-2002327691

PCT Number PCT/US02/30144

PCT Pub. Number WO2003/034203

Priority 09/976,229 12.10.01 US

Filing date 23 September 2002

Wipo publication date 28 April 2003

International Classifications

G06F 009/00 Arrangements for programme control, e.g. control unit

G06F 015/16 Digital computers in general - Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes

G06F 015/173 Digital computers in general

H04L 012/28 Data switching networks - characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]

Event Publications

23 January 2003 Complete Application Filed

  Priority application(s): 09/976,229 12.10.01 US

3 July 2003 Application Open to Public Inspection

  Published as AU-A-2002327691

1 July 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002327692-METHODS AND APPARATUS FOR THE FAIR ALLOCATION OF BANDWIDTH

2002327690-6,7-Dihydro-5h-pyrazolo[1,2-a]pyrazol-1 -ones which control inflammatory cytokines