A GENERAL INTPUT/OUTPUT ARCHITECTURE, PROTOCOL AND RELATED METHODS TO IMPLEMENT FLOW CONTROL

Details for Australian Patent Application No. 2002326743 (hide)

Owner INTEL CORPORATION

Inventors AJANOVIC, Jasmin; HARRIMAN, David, J.; FANNING, Blaise; LEE, David, M.

Pub. Number AU-A-2002326743

PCT Number PCT/US02/26933

PCT Pub. Number WO2003/019393

Priority 60/314,708 24.08.01 US

Filing date 23 August 2002

Wipo publication date 10 March 2003

International Classifications

G06F 013/12 Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units - using hardware independent of the central processor, e.g. channel or peripheral processor

Event Publications

23 January 2003 Complete Application Filed

  Priority application(s): 60/314,708 24.08.01 US

5 June 2003 Application Open to Public Inspection

  Published as AU-A-2002326743

10 June 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002326744-Implementing a physical layer automatic repeat request for a subscriber unit

2002326742-KGF polypeptide compositions