GENERATING A LOGIC DESIGN

Details for Australian Patent Application No. 2002313805 (hide)

Owner INTEL CORPORATION

Inventors ADILETTA, Matthew; WHEELER, William

Pub. Number AU-A-2002313805

PCT Number PCT/US02/27010

PCT Pub. Number WO2003/021497

Priority 09/942,102 29.08.01 US

Filing date 23 August 2002

Wipo publication date 18 March 2003

International Classifications

G06F 017/50 Digital computing or data processing equipment or methods, specially adapted for specific functions - Computer-aided design

Event Publications

2 January 2003 Complete Application Filed

  Priority application(s): 09/942,102 29.08.01 US

5 June 2003 Application Open to Public Inspection

  Published as AU-A-2002313805

10 June 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002313806-COLLAPSIBLE WALKER

2002313804-GATE ESTIMATION PROCESS AND METHOD