SYNCHRONOUS RECEIVER WITH DIGITAL LOCKED LOOP (DLL) AND CLOCK DETECTION

Details for Australian Patent Application No. 2002258933 (hide)

Owner SUN MICROSYSTEMS, INC.

Inventors JONG, Jyh-Ming; YUAN, Leo; SMITH, Brian; CHAKRABARTI, Prabhansu; FONG, Wai

Pub. Number AU-A-2002258933

PCT Pub. Number WO2002/086687

Priority 09/842,332 24.04.01 US

Filing date 22 April 2002

Wipo publication date 5 November 2002

International Classifications

G06F 001/04 Details not covered by groups and - Generating or distributing clock signals or signals derived directly therefrom

H03L 007/081 Automatic control of frequency or phase

Event Publications

17 April 2003 Application Open to Public Inspection

  Published as AU-A-2002258933

19 February 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002258934-Compositions and methods to control bleeding

2002258932-METHOD OF HALFTONE SCREEN LINEARIZATION VIA CONTINUOUS GRADIENT PATCHES