MULTILEVEL CELL MEMORY ARCHITECTURE

Details for Australian Patent Application No. 2002256294 (hide)

Owner INTEL CORPORATION

Inventors TALREJA, Sanjay

Pub. Number AU-A-2002256294

PCT Pub. Number WO2002/103704

Priority 09/883,803 18.06.01 US

Filing date 19 April 2002

Wipo publication date 2 January 2003

International Classifications

G11C 011/56 Digital stores characterised by the use of particular electric or magnetic storage elements - using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency

Event Publications

15 May 2003 Application Open to Public Inspection

  Published as AU-A-2002256294

11 March 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002256295-RANKINE CYCLE GENERATION OF ELECTRICITY

2002256293-OPTICAL INTERFEROMETER FOR DEMULTIPLEXING AN OPTICAL SOUND