LOW POWER OPERATION MECHANISM AND METHOD

Details for Australian Patent Application No. 2002255778 (hide)

Owner INTEL CORPORATION

Inventors RAVICHANDRAN, Krishnan; BARANY, Micah; JACKSON, Robert; ZHANG, Kevin

Pub. Number AU-A-2002255778

PCT Pub. Number WO2003/003582

Priority 09/892,632 28.06.01 US

Filing date 14 March 2002

Wipo publication date 3 March 2003

International Classifications

H03K 019/00 Logic circuits, i.e. having at least two inputs acting on one output

Event Publications

15 May 2003 Application Open to Public Inspection

  Published as AU-A-2002255778

18 March 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002255779-A HIGH PERFORMANCE BIPOLAR TRANSISTOR

2002255777-METHOD AND APPARATUS FOR STORING AND DISPENSING REAGENTS