IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH ULTRA THIN VERTICAL BODY TRANSISTORS

Details for Australian Patent Application No. 2002255509 (hide)

Owner MICRON TECHNOLOGY, INC.

Inventors FORBES, Leonard

Pub. Number AU-A-2002255509

PCT Pub. Number WO2002/078186

Priority 09/780,129 09.02.01 US

Filing date 6 February 2002

Wipo publication date 8 October 2002

International Classifications

H03K 019/177 Logic circuits, i.e. having at least two inputs acting on one output - arranged in matrix form

H01L 025/00 Assemblies consisting of a plurality of individual semiconductor or other solid state devices

G06F 007/38 Methods or arrangements for processing data by operating upon the order or content of the data handled - Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation

Event Publications

27 March 2003 Application Open to Public Inspection

  Published as AU-A-2002255509

12 February 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002255510-DVE SYSTEM WITH CUSTOMIZED EQUALIZATION

2002255508-Crystallization of IGF-1