HARDWARE-ASSISTED DESIGN VERIFICATION SYSTEM USING A PACKET-BASED PROTOCOL LOGIC SYNTHESIZED FOR EFFICIENT DATA LOADING AND UNLOADING

Details for Australian Patent Application No. 2002255462 (hide)

Owner QUICKTURN DESIGN SYSTEMS, INC.

Inventors OHKAMI, Takahide

Pub. Number AU-A-2002255462

PCT Pub. Number WO2002/063507

Priority 60/242,407 20.10.00 US; 09/879,658 11.06.01 US

Filing date 19 October 2001

Wipo publication date 19 August 2002

International Classifications

G06F 017/50 Digital computing or data processing equipment or methods, specially adapted for specific functions - Computer-aided design

Event Publications

13 February 2003 Application Open to Public Inspection

  Published as AU-A-2002255462

29 January 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2002255463-METHOD FOR COMPLETING AND STORING AN ELECTRONIC RENTAL AGREEMENT

2002255461-MINIMUM FREQUENCY SHIFT TELESCOPING ANTENNA