SCHEDULING METHOD FOR SIMULATION OF SEQUENTIAL CIRCUIT BY CYCLE BASE METHOD

Details for Australian Patent Application No. 2001262752 (hide)

Owner TOPS SYSTEMS CORPORATION

Inventors MATSUMOTO, Yukoh

Pub. Number AU-A-2001262752

PCT Pub. Number WO2002/101597

Filing date 12 June 2001

Wipo publication date 23 December 2002

International Classifications

G06F 017/50 Digital computing or data processing equipment or methods, specially adapted for specific functions - Computer-aided design

Event Publications

15 May 2003 Application Open to Public Inspection

  Published as AU-A-2001262752

11 March 2004 Application Lapsed, Refused Or Withdrawn, Patent Ceased or Expired

  This application lapsed under section 142(2)(f)/See Reg. 8.3(3). Examination has not yet been requested or directed for this application. Note that applications or patents shown as lapsed or ceased may be restored at a later date.

Legal

The information provided by the Site not in the nature of legal or other professional advice. The information provided by the Site is derived from third parties and may contain errors. You must make your own enquiries and seek independent advice from the relevant industry professionals before acting or relying on any information contained herein. Check the above data against the Australian Patent Office AUSPAT database.

Next and Previous Patents/Applications

2001262755

2001262751-MUTIPROCESSOR SYSTEM, METHOD FOR DESIGNING THE SAME, AND MULTIPROCESSOR SYSTEM DESCRIBED IN HARDWARE DESCRIBING LANGUAGE